RTL Modeling with SystemVerilog for Simulation and Synthesis Quotes

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design by Stuart Sutherland
11 ratings, 4.82 average rating, 2 reviews