Zen of Analog Circuit Design

by Anand Udupa

When VGS is forced, the transistor behaves like a current source at its Drain. When Id is forced, the transistor behaves like a voltage source between its Gate and Source.