SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

by Christian B. Spear, Greg Tumbush

Based on the highly successful second edition, this extended edition of SystemVerilog for A Guide to Learning the Testbench Language Features teaches all verification features of the SystemVerilog language, providing hundreds of examples to clearly explain the concepts and basic fundamentals. It contains materials for both the full-time verification engineer and the student learning this valuable skill. In the third edition, authors Chris Spear and Greg Tumbush start with how to verify a design, and then use that context to demonstrate the language features,  including the advantages and disadvantages of different styles, allowing readers to choose between alternatives. This textbook contains end-of-chapter exercises designed to enhance students’ understanding of the material. Other features of this revision SystemVerilog for A Guide to Learning the Testbench Language Features, Third Edition is suitable for use in a one-semester SystemVerilog course on SystemVerilog at the undergraduate or graduate level. Many of the improvements to this new edition were compiled through feedback provided from hundreds of readers.

508 pages, Paperback

First published July 17, 2008

Reviews

[Kari Ross · Rating 5 out of 5]

God help me, I'm reading this book cover to cover, although not in order. Even though I've been using SystemVerilog for years, we are using a very advanced testbench at work and this book is helping out tremendously. However dull to read.