CMOS Sram Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware Sram Design and Test
The monograph will be dedicated to SRAM (memory) design and test issues in nano-scaled technologies by adapting the cell design and chip design considerations to the growing process variations with associated test issues. Purpose: provide process-aware solutions for SRAM design and test challenges.
Hardcover, 212 pages
Published
June 23rd 2008
by Springer
There is a good chance some of your friends read this book. Sign in to see!
sign in »
Friend Reviews
To see what your friends thought of this book,
please sign up.
This book is currently not featured on any Listopia lists.
Add this book to your favorite list »
Community Reviews
There are no discussion topics on this book yet.
Be the first to start one »

Loading...




